II.
LibrarySkill JSON
Structured · livelib-skill:fpga-programming--memory-interfaces
memory-interfaces json
Inspect the normalized record payload exactly as the atlas UI reads it.
{
"id": "lib-skill:fpga-programming--memory-interfaces",
"_kind": "LibrarySkill",
"_file": "generated-library/skills.yaml",
"_cluster": "generated-library",
"attributes": {
"displayName": "memory-interfaces",
"description": "Expert skill for on-chip and external memory interface design in FPGAs",
"libraryPath": "library/specializations/fpga-programming/skills/memory-interfaces/SKILL.md",
"specialization": "fpga-programming",
"contentSummary": "# Memory Interfaces Skill\n\n## Overview\n\nExpert skill for on-chip and external memory interface design, enabling efficient memory utilization and high-bandwidth data access in FPGA systems.\n\n## Capabilities\n\n- Infer Block RAM correctly (read-first, write-first)\n- Design distributed RAM and LUT RAM\n- "
},
"outgoingEdges": [
{
"from": "lib-skill:fpga-programming--memory-interfaces",
"to": "skill-area:hdl-design",
"kind": "lib_requires_skill_area",
"attributes": {
"weight": 1
}
},
{
"from": "lib-skill:fpga-programming--memory-interfaces",
"to": "skill-area:fpga-synthesis",
"kind": "lib_requires_skill_area",
"attributes": {
"weight": 0.7
}
},
{
"from": "lib-skill:fpga-programming--memory-interfaces",
"to": "domain:embedded-systems",
"kind": "lib_applies_to_domain",
"attributes": {
"weight": 1
}
},
{
"from": "lib-skill:fpga-programming--memory-interfaces",
"to": "role:embedded-engineer",
"kind": "lib_involves_role",
"attributes": {
"weight": 1
}
},
{
"from": "lib-skill:fpga-programming--memory-interfaces",
"to": "specialization:fpga-programming",
"kind": "lib_belongs_to_specialization",
"attributes": {
"weight": 1
}
}
],
"incomingEdges": []
}