iiRecord
Agentic AI Atlas · specializations/fpga-programming/hls-development
lib-process:fpga-programming--hls-developmenta5c.ai
II.
LibraryProcess JSON

lib-process:fpga-programming--hls-development

Structured · live

specializations/fpga-programming/hls-development json

Inspect the normalized record payload exactly as the atlas UI reads it.

File · generated-library/processes.yamlCluster · generated-library
Record JSON
{
  "id": "lib-process:fpga-programming--hls-development",
  "_kind": "LibraryProcess",
  "_file": "generated-library/processes.yaml",
  "_cluster": "generated-library",
  "attributes": {
    "displayName": "specializations/fpga-programming/hls-development",
    "description": "High-Level Synthesis Development - Develop hardware accelerators using C/C++ with HLS tools. Optimize\nalgorithms for hardware implementation with pipelining, loop unrolling, and memory optimization directives.",
    "libraryPath": "library/specializations/fpga-programming/hls-development.js",
    "specialization": "fpga-programming",
    "references": [
      "- Vitis HLS Guide: https://docs.amd.com/r/en-US/ug1399-vitis-hls",
      "- Intel HLS Compiler: https://www.intel.com/content/www/us/en/software/programmable/quartus-prime/hls-compiler.html",
      "- HLS Best Practices: https://docs.amd.com/r/en-US/ug1399-vitis-hls/Best-Practices-for-HLS"
    ],
    "example": "const result = await orchestrate('specializations/fpga-programming/hls-development', {\n  designName: 'fft_accelerator',\n  algorithmFile: 'src/fft.cpp',\n  targetDevice: 'Xilinx Alveo U250',\n  targetLatency: 1000,\n  targetThroughput: 1000000\n});",
    "usesAgents": [
      "hls-engineer",
      "verification-engineer"
    ]
  },
  "outgoingEdges": [
    {
      "from": "lib-process:fpga-programming--hls-development",
      "to": "skill-area:hdl-design",
      "kind": "lib_requires_skill_area",
      "attributes": {
        "weight": 1
      }
    },
    {
      "from": "lib-process:fpga-programming--hls-development",
      "to": "skill-area:fpga-synthesis",
      "kind": "lib_requires_skill_area",
      "attributes": {
        "weight": 0.7
      }
    },
    {
      "from": "lib-process:fpga-programming--hls-development",
      "to": "domain:embedded-systems",
      "kind": "lib_applies_to_domain",
      "attributes": {
        "weight": 1
      }
    },
    {
      "from": "lib-process:fpga-programming--hls-development",
      "to": "role:embedded-engineer",
      "kind": "lib_involves_role",
      "attributes": {
        "weight": 1
      }
    },
    {
      "from": "lib-process:fpga-programming--hls-development",
      "to": "workflow:hardware-software-integration",
      "kind": "lib_implements_workflow",
      "attributes": {
        "weight": 1
      }
    },
    {
      "from": "lib-process:fpga-programming--hls-development",
      "to": "specialization:fpga-programming",
      "kind": "lib_belongs_to_specialization",
      "attributes": {
        "weight": 1
      }
    }
  ],
  "incomingEdges": []
}